Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: sphuynh <sphuynh@m...>
Date: Wed, 16 Apr 2003 08:29:16 -0600
Subject: RE: [oc] How to model capacitor in Verilog??

I haven't use it yet but I believe that is correct usage.

// Strength is large, medium, small
// Decay with trise = 0, tfall = 1, tdecay = 9
// trireg (strength) #(trise, tfall, tdecay) capacitor


-----Original Message-----
From: kokloon@h... [mailto:kokloon@h...] 
Sent: Wednesday, April 16, 2003 4:54 AM
To: cores@o...
Subject: [oc] How to model capacitor in Verilog??


Hi all,

I am trying to model a capacitor using standard Verilog, but 
I have no idea how to do it...

Does anybody have any idea on this??
Issit like this??

trireg (large) #(0,1,9) capacitor

Thanks,
Kok Loon