LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Ho, Wen Jei x4297" <who1@r...>
    Date: Wed, 12 Feb 2003 03:26:14 -0800
    Subject: RE: [oc] hexadecimal
    Top

    library ieee;
    use ieee.std_logic_1164.all; 
    use std.textio.all;
    use ieee.std_logic_textio.all;
    
    
    package log is
    
    file data_file_handler : text open write_mode is "log.txt";
    
    procedure print_vs(arg: string;address: std_logic_vector;data:
    std_logic_vector);
    
    end log;
    
    package body  log  is
    ----------------------------------------------------------------------------
    --------
    
    procedure print_vs(arg: string;
                   address: std_logic_vector;
    	          data: std_logic_vector)  is
      variable tranx : line;
      variable l : line;
    --********************************************************************  
    begin
       
       --print to output file
       write(l,now, justified=>right,field =>10, unit=> ns );
       write(l,string'(" "));
       hwrite(l,address,justified=>left);
       write(l,string'(" "));
       hwrite(l,data);
       write(l,arg);
       writeline(data_file_handler,l);
    
       write(tranx, now, justified=>right,field =>10, unit=> ns );
       write(tranx, string'(" "));
       hwrite(tranx,address,justified=>left);
       write(tranx, string'(" "));
       hwrite(tranx,data);
       write(tranx,arg);
       writeline(output,tranx);
    end print_vs;     
    
    end;
    
    		-----Original Message-----
    		From: owner-cores@o...@ROCKWELLCOLLINS On Behalf Of
    demon_zhu <demon_zhu@s...>
    		Sent: Tuesday, February 11, 2003 9:11 PM
    		To: cores@o...
    		Subject: [oc] hexadecimal
    
    		Hello everyone,
    
    		I used to code with VERILOG, but now  i must
    		use VHDL.
    
    		Could you tell me how to display a integer value with
    		hexadecimal format? Are there fuctions/procedures in being?
    
    		In VERILOG i can do it by $display( "...%x....", a_int);
    
    		Thanks
    		______________________________________
    
    	
    ===================================================================
    		手机短信发送m到888810,免费获得新浪15M任你邮邮箱!
    (http://vip.sina.com/love_send/lover.shtml)
    		手机语音聊天国内长途5分钟/1元、帅哥美女靓照尽在爱情快递
    (http://love.sina.com.cn)
    		发拜年短信 送万千祝福 赢双人港澳游大奖!
    (http://sms.sina.com.cn/act/spring2003.shtml)
    		
    

    application/ms-tnef

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.