LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Anand Ramakrishna" <anand@r...>
    Date: Wed, 30 Jan 2002 15:02:52 +0530
    Subject: [oc] RE: Wish to join opencores.
    Top

    Hi,
       My name is Anand and I have an experience of 2 years and a few months. I
    have worked on developing RTL Monitors for a semiformal verification tool
    and currently Im working on the verification of a VoIP SoC. All my designs
    and verification was done in Verilog HDL. I have not particularly worked on
    any core development but I am really interested in doing so. I feel by
    joining OPENCORES, I can be involved in developing cores and also can
    improve my knowledge base. I dont have any ideas but I am open to develop
    anything. Expecting your reply.
    
    
    Anbudan,
    Anand~
    
    S.Anand Ramakrishna,      Ph: 829 0919
    Design Engineer,              829 4689
    RealChip Communications,  Ext: 116
    34, Greams Road,
    Chennai - 6.
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.