LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: madan315@s...<madan315@s...>
    Date: Wed Feb 16 15:47:08 CET 2005
    Subject: [usb] USB vhdl code
    Top

    Hi,

    I have materials regarding to USB. I have power point slides regarding
    USB. i am developing the USB Transmitter, Receiver etc.. using verilog
    code.

    Rgrds,
    madan.
    ----- Original Message -----
    From: snts28k1@m...<snts28k1@m...>
    To:
    Date: Mon May 31 17:47:21 CEST 2004
    Subject: [usb] USB vhdl code

    > Hi All,
    >
    > I am Paolo Santinelli, I am a teacher, I have a laboratory course
    > on
    > computer architecture and FPGA at the University of Modena and
    > Reggio Emilia, Italy. I am looking for a USB vhdl synthesizable
    > model
    > to use in my course.
    > Should you gave me some helps ?
    > Thanks in advance.
    > Paolo Santinelli.
    >
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.