LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Matt Gillespie<matt.gillespie@j...>
    Date: Mon Oct 18 10:48:14 CEST 2004
    Subject: [usb] USB 1.1 gate count
    Top
    Using quartus and Altera silicon with 1 Bulk endpoint in both directions
    gives

    Logic cells 1002
    registers 501
    Memory bits 2048 (usb1_rom1 implemented as ROM uses 1024, + 2x512 bits
    for each of the endpoint 0 FIFOs)

    Matt


    -----Original Message-----
    From: usb-bounces@o... [mailto:usb-bounces@o...] On
    Behalf Of pdrand@o...
    Sent: 17 October 2004 16:40
    To: usb@o...
    Subject: [usb] USB 1.1 gate count

    Could anybody give me an approximate gate count for the USB 1.1 PHY
    and FUNCTION implementation. I am a bit worried that with so much of
    the protocol implemented in hardware, it just might be too large for my
    use.
    _______________________________________________
    http://www.opencores.org/mailman/listinfo/usb

    ReferenceAuthor
    [usb] USB 1.1 gate countPdrand

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.