LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: snts28k1@m...<snts28k1@m...>
    Date: Mon May 31 17:47:21 CEST 2004
    Subject: [usb] USB vhdl code
    Top
    Hi All,

    I am Paolo Santinelli, I am a teacher, I have a laboratory course on
    computer architecture and FPGA at the University of Modena and
    Reggio Emilia, Italy. I am looking for a USB vhdl synthesizable model
    to use in my course.

    Should you gave me some helps ?

    Thanks in advance.

    Paolo Santinelli.

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.