LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: frosten indaco <frosteni@y...>
    Date: Thu, 11 Sep 2003 11:03:41 +0200 (CEST)
    Subject: [usb] HS Detection Handshake
    Top

    Hello,
    I'm a student in Electronic Engineering and I'm testing your USB 2.0 core. I have some question to ask!
    When SIE enter in Reset State (usbf_utmi_ls) the signal xcv_set_hs = 1'b1 and 1.5ms later SIE enter in Speed_Neg so that  drive_k_d = 1'b1; then DataOut <= 8'hff (usbf_utmi_if) generating a Chirp K on the bus.
     
    First question: doesn't Chirp K a trasmission of all 0s data? Why is    DataOut of all 1s data, in the source code?
     
    Second question: UTMI Specification (Intel v 1.05) in HS Detection Handshake Timing Behavior (HS Mode), the signals XcvrSelect=0 and Chirp K are generated at same time (T1), instead in the core are generated in different instant! Could you explain why? Is it ok equally?
     
    Thank you
    Sostene 



    Yahoo! Mail: 6MB di spazio gratuito, 30MB per i tuoi allegati, l'antivirus, il filtro Anti-spam
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.