LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Rudolf Usselmann <rudi@a...>
    Date: 30 Aug 2003 13:53:47 +0700
    Subject: Re: [usb] How is this USB core tested??
    Top

    On Sat, 2003-08-30 at 13:02, srinet10@y... wrote:
    > hello all,
    > 
    > I just want to know how the opencore USB core is tested. Is it possible for 
    > me to imitate the complete USB enviroment? Like.... how do I get the host 
    
    How about downloading the test bench and taking a look ?
    
    This core has been first tested with the included RTL
    test bench and then in an FPGA, in a product prototype.
    
    > model which send the command and data on D+ and D-??? Is their any 
    > host BFM available?
    
    No there is no host BFM, wouldn't we all like one ?!
    
    > Thanks
    > Srin
    
    
    Regards,
    rudi               
    --------------------------------------------------------
    www.asics.ws  --- Solutions for your ASIC/FPGA needs ---
    ----------------- FPGAs * Full Custom ICs * IP Cores ---
    FREE IP Cores --> http://www.asics.ws/ <-- FREE IP Cores
    
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.