|
Message
From: Rudolf Usselmann <rudi@a...>
Date: 27 Aug 2003 12:11:26 +0700
Subject: Re: [usb] IP Core vs. USB chip...
On Wed, 2003-08-27 at 02:26, christian@m... wrote:
> I dont really understand. Anyone can correct me if i make a mistake.
>
> We can implement in the Cyclone FPGA a USB 1.1 IP. I can plug the
> device on the Avalon Bus and assign address range with the SOPC
> Builder. And the IP is free and easy to install, Right?
Christian,
yes, that is correct. However, you DO need an external
transceiver that goes between the FPGA and the USB bus.
(Unless the Cyclone FPGA has usb transceiver build in).
Thats a $0.50 part, requires 6 pins on the FPGA side
and two to the USB bus. The issue Ken raised was if I
need an external part anyway, why not get an entire
SoC with USB build in. Like many are available from
Cypress for example.
And, yes, it is free !
An example transceiver is the PDIUSBP11P or ISP1501
from philips. It is required because the USB bus uses
a special differential driver that can generate single
ended '0' or '1' on demand.
> Second, about the USB drivers, i want to know if a ucLinux driver is
> available for this USB 1.1 IP?
Don't know if a free driver is available, our software
guy used the generic USB driver example in Linux to
create a driver for our project, took him like an hour
of hacking ...
> Regards
>
> Christian
Cheers,
rudi
--------------------------------------------------------
www.asics.ws --- Solutions for your ASIC/FPGA needs ---
----------------- FPGAs * Full Custom ICs * IP Cores ---
FREE IP Cores --> http://www.asics.ws/ <-- FREE IP Cores
|
 |
Browse
