LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Rudolf Usselmann <rudi@a...>
    Date: 03 Jun 2003 16:05:28 +0700
    Subject: Re: [usb] USB1.1 Core Address Assignment Failing. Debuggingsuggestions?
    Top

    
    Make sure that the clock is really 48 Mhz, check it carefully,
    should have less than 0.25% (?) jitter - check the usb spec, I
    might be off here ...
    
    Most common mistake is setting the tx_mode incorrectly in the
    usb_phy. Second most common mistake is ROM contents. The default
    should get you enumerated on a linux box. Even though it's useless
    without a custom driver ...
    
    Function address 0 seems to be strange. Never have seen that ...
    
    On a linux box, install the usb tools, may be you already have
    the "lsusb" command, see what that reports.
    
    Good luck,
    
    rudi               
    -------------------------------------------------------
    www.asics.ws  -- Solutions for your ASIC/FPGA needs ---
    ---------------- FPGAs * Full Custom ICs * IP Cores ---
    * * * FREE IP Cores  --> http://www.asics.ws/ <-- * * *
    
    
    
    

    ReferenceAuthor
    [usb] USB1.1 Core Address Assignment Failing. Debugging suggestions?Evan Jones

    Follow upAuthor
    Re: [usb] USB1.1 Core Address Assignment Failing. Debugging suggestions?Evan Jones

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.