LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: peter.chong@u...
    Date: Wed, 14 May 2003 08:29:14 -0100
    Subject: [usb] i need help for usb test!
    Top

    dear sir
      i downloaded usb1.1 core from your website.  
      when i test the usb1.1 core , i have one question .Can you give me 
    some advice?
    the qestion is that:
    After the two signals tb_tx_valid and tb_data have take effect, I expect 
    that the signal tb_tx_ready respond in eight clock cycle. However,  
    tb_tx_ready changes after a very long time.
    I expect for answer!  
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.