LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: stranger_known1@h...
    Date: Thu, 8 May 2003 14:20:55 -0100
    Subject: Re: [usb] USB Transceiver
    Top

    
    
    sir 
    i saw ur thesis document. I m unable to understand the way you 
    interconnect components.you connected components as follows
    transmitter1: transmitter port map
    (rst,clk,input,sender_mult_select,pid_to_send,enable_sender,
    send_eop,vpo,vmo, out_byte_sent);
    
    receiver1: receiver port map(rst,fast_clk,rcv,mult_select, 
    enable_receiver, quick_enable, output,
    byte_received,PID_type, endpoint_num, continue, handshake_pak,
    setup_transaction, address, clk);
    
    but what i read in the books or tutorials the way to inter connect the 
    components are 
    its just an example from a code
    c1: comb port map(a=>a,c-in=>s1,b=>b,z=>z,carry=>s2);
     
    sir kindly describe us how you interconnected components and is there 
    any state diagram you design statemachine of controller if any plz if it is 
    feasible for you to mail us thanx
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.