LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Rudolf Usselmann <rudi@a...>
    Date: 28 Apr 2003 15:49:57 +0700
    Subject: Re: [usb] USB2.0 FPGA implementation
    Top

    On Mon, 2003-04-28 at 17:40, leo.jarillas@e... wrote:
    > Mr. Usselman,
    >   Hi.  I saw on your website that you've successfully tested the
    > USB2.0 IP core on a Xilinx Spartan 2 xc2s50-6. Where you able to test
    > it on a whole system? What PHY IC did you use?
    
    I used the ageere phy
    
    >   Also, is it possible for you to provide the testbenches you used in
    > verifying the core? Thanks.
    
    Sorry I prefer not to make them available.
    
    -- 
    rudi               
    -------------------------------------------------------
    www.asics.ws  -- Solutions for your ASIC/FPGA needs ---
    ---------------- FPGAs * Full Custom ICs * IP Cores ---
    * * * FREE IP Cores  --> http://www.asics.ws/ <-- * * *
    
    
    
    
    
    

    ReferenceAuthor
    [usb] USB2.0 FPGA implementationLeo jarillas

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.