LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: elite<liyicheng@y...>
    Date: Wed, 26 Mar 2003 15:12:11 -0100
    Subject: Re: [usb] status of USB 2.0 device IP core
    Top

    It's good ideal.unfortunately the synopsys' utmi_fz is used to 
    verify your USB design, I think it can not be download to your
    FPGA.
    
    
    
    ----- Original Message ----- 
    From: "Heik H. Hellmich" <hellmich@m... > 
    To: usb@o...  
    Date: Tue, 04 Mar 2003 12:03:17 +0100 
    Subject: [usb] status of USB 2.0 device IP core 
    
    > 
    > 
    > Hello Rudi, 
    > 
    > I am really interested in using the USB 2.0 device IP core! 
    > Currently, we are working on the design of an FPGA prototype board 
    > and 
    > we would like to use the USB interface to connect the board to a 
    > host 
    > machine (PC, workstation). 
    > Now I would like to know how the status of the above mentioned IP 
    > core 
    > is? Are there still people working on it? I would really like to 
    > participate in verifying the core. For this task we have installed 
    > the 
    > USB transceiver model "utmi_fz" from Synopsys. Now we would like to 
    > connect the IP core to that transceiver and our internal on-chip 
    > bus 
    > which is Intel's PLB because our software is running on a 
    > PowerPC-405 
    > (macro block of Xilinx' Virtex-II-Pro FPGA). 
    > Could you please tell us, if anyone else is working with the IP 
    > core and 
    > is intending to verify the functionality by downloading it onto an 
    > FPGA? 
    > Waiting for your reply! 
    > 
    > Regards, 
    >   Heik 
    > 
    > -- 
    > Heik Heinrich Hellmich             
    > mailto:heik@m...  
    > Technical University Berlin, TIME 
    > Microelectronics Division, Sekr. EN 4       fon: +49 (0)30 314 
    > 25682 
    > Einsteinufer 17, D-10587 Berlin, Germany    fax: +49 (0)30 314 
    > 24597 
    > 
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.