LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: van Baarle Bart <vanbaarleb@t...>
    Date: Tue, 4 Feb 2003 09:17:57 +0100
    Subject: [usb] USB soft core (VHDL)
    Top

    Hello, 
    
    I am not quit familiair with USB, but I would like to get started using an
    USB soft core on a FPGA. Currently I am using an Altera APEX EP20K400 FPGA.
    Because I am more familiair with VHDL than Verilog, I was wondering if there
    is a useful and understandable USB core in VHDL (v1.1 or v2.0). This site is
    really fantastic, but unfortunately is almost everything in Verilog. Can
    someone help me in my quest?
    
    Thnx Bart
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.