LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Vikas T Rao " <vikasraot@m...>
    Date: Wed, 29 May 2002 19:25:00 +0530
    Subject: [usb] USB2.0 IP Core
    Top

    ** Proprietary **
    
    Sir/Madam,
    
    I have developed a USB1.1 IP core(in VHDL). Now I wanted to develop an IP core(in VHDL) for USB2.0. I want to know whether the USB2.0 transceivers are standard in their functionality? Whether all of them use UTMI towards the FPGA/ASIC side? Where can I get the spec for UTMI? Where can I get the exact differences between the USB2.0 & USB1.1?
    
    I will be glad if you can clarify my doubts as early as possible.
    
    Thanking You,
    
    With kind Regards,
    Vikas Rao.
    
    
    
    
    

    Follow upAuthor
    [usb] USB2.0 IP CoreVivek uppal
    Re: [usb] USB2.0 IP CoreRudolf Usselmann

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.