LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Usb > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: kinysh <kinysh@s...>
    Date: Fri Dec 8 09:11:56 2000
    Subject: [usb] join
    Top

    Hi: 
    
    I have been doing ASIC design for two years. 
    I have been doing work on USB for a few month. My USB device controller is a simply one on FPGA. But it passes enumeration and can read & write data. 
    I am quiet interested in the usb design, especially for a stable and universal device/host controller. 
    By the way, I use verilog. 
    If I can help, please contact me. 
    
    Bests 
    kinysh 
    ______________________________________
    
    ===================================================================
    新浪免费电子邮箱 http://mail.sina.com.cn
    新浪推出奥运短信息手机点播服务 
    http://sms.sina.com.cn/
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.