LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Jeremy Bennett<jeremy.bennett@e...>
    Date: Fri Aug 29 16:29:51 CEST 2008
    Subject: [openrisc] Re: You should miss some steps in section 3.7.2
    Top
    On Fri, 2008-08-29 at 22:17 +0800, yejun.golden wrote:
    > Hi, Jerem
    >
    > I think you should miss some step in section 3.7.2, that is, copy
    > or32-uclinux-sim to some directory on the PATH and rename it to sim.
    > If you miss these steps, all the test will fail because of 'sim
    > command not found'.

    Hi Ye Jun,

    You are correct, but that is because the Or1ksim tests are very broken.

    They should use the simulator command specified in the configuration,
    but this is the least of the problems. You will see that they often
    report test failures, when the tests have passed. I am also not
    convinced that many of the tests even work properly.

    I will be doing work on Or1ksim in the coming weeks, to address the most
    serious of its problems. At that stage I will probably try to fix the
    whole test suite.

    ATB,


    Jeremy

    --
    Tel: +44 (1202) 416955
    Cell: +44 (7970) 676050
    SkypeID: jeremybennett
    Email: jeremy.bennett@e...
    Web: www.embecosm.com


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.