LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: yejun.golden<yejun.golden@1...>
    Date: Fri Aug 29 16:17:44 CEST 2008
    Subject: [openrisc] You should miss some steps in section 3.7.2
    Top
    Hi, Jerem

    I think you should miss some step in section 3.7.2, that is, copy or32-uclinux-sim to some directory on the PATH and rename it to sim. If you miss these steps, all the test will fail because of 'sim command not found'.




    --

    Best Regards
    Ye Jun




    在2008-08-28,"Jeremy Bennett" <attachment.html

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.