LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Jeremy Bennett<jeremy.bennett@e...>
    Date: Fri Aug 8 20:50:19 CEST 2008
    Subject: [openrisc] Hardware watchpoints on the OpenRISC 1000
    Top
    According to the Architecture Manual, Debug Mode Register 1 implements
    two watchpoint chains, each of length 4.

    Chain Watchpoints 0-3 connect an external matchpoint with matchpoints
    0-3. Chain Watchpoints 4-7 connect an external matchpoint with
    matchpoints 4-7.

    (There are also two counter watchpoints).

    I believe the document is WRONG and there is a single watchpoint chain
    of length 7.

    My reading of the Verilog (or1200_du.v) leads me to this conclusion. In
    addition all the existing software I can find (e.g. the Architectural
    Simulator and the old GDB port) has implemented a single chain of length
    8.

    Can anyone confirm which is correct. I'm in the middle of adding
    hardware watchpoints to GDB 6.8. I shall assume a single watchpoint
    chain unless I hear otherwise.

    Any information much welcomed.

    Thanks,


    Jeremy

    --
    Tel: +44 (1202) 416955
    Cell: +44 (7970) 676050
    SkypeID: jeremybennett
    Email: jeremy.bennett@e...
    Web: www.embecosm.com


    ReferenceAuthor
    [openrisc] linux-2.6.21Rich_daddio

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.