LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: rich_daddio at yahoo.com<rich_daddio@y...>
    Date: Wed Jul 30 23:02:10 CEST 2008
    Subject: [openrisc] GDB 6.8 for OpenRISC 1000 now available
    Top
    Hi Jeremy,
    Awesome great work and big thanks, I am looking forward to the test
    ride!!

    Best Regards,

    Rich d

    ----- Original Message -----
    From: Jeremy Bennett<jeremy.bennett@e...>
    To:
    Date: Wed Jul 30 18:19:23 CEST 2008
    Subject: [openrisc] GDB 6.8 for OpenRISC 1000 now available

    > I have completed the port of GDB 6.8 for the OpenRISC 1000
    > architecture.
    >
    > At present this can be downloaded as a patch from the Embecosm
    > website
    > (http://www.embecosm.com/download.html). I have included a user
    > guide,
    > which is in the distribution, but may be viewed online at
    > http://www.embecosm.com/downloads/or1k.pdf (PDF) or
    > http://www.embecosm.com/downloads/or1k/or1k.html (HTML).
    > Making this port uncovered some bugs in the Or1ksim architectural
    > simulator. If you wish to use GDB 6.8 with Or1ksim, you will need a
    > further patch to remedy these bugs, downloadable from the same
    > location.
    > The port allows you to load, run, breakpoint and disassemble
    > OpenRISC
    > 1000 code running on the architectural simulator, or any other
    > component
    > implementing the OpenRISC remote JTAG protocol. It also provides
    > commands to inspect and set Special Purpose Registers (SPRs).
    > I would welcome testing and feedback (bugs via the OpenCores
    > tracker at
    > http://www.opencores.org/ptracker.cgi/list/or1k ). I have only
    > verified
    > the port so far against the Or1ksim architectural simulator, so
    > would
    > particularly appreciate testing against real hardware.
    > I'll be moving the code to the OpenCores CVS tree in the next few
    > days.
    > Enjoy!
    > Jeremy
    > --
    > Tel: +44 (1202) 416955
    > Cell: +44 (7970) 676050
    > SkypeID: jeremybennett
    > Email: jeremy.bennett at embecosm.com
    > Web: www.embecosm.com
    >
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.