LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Jose Ignacio Villar<jvillar@g...>
    Date: Wed May 28 13:25:56 CEST 2008
    Subject: [openrisc] How-to simulate OpenRISC by Icarus Verilog
    Top
    Hi Sergey!

    Once yo have a hardware platform working, you can simulate your design with
    Iverlog by populating the memory with your program.

    If you need some help with this, tell me and I will send you some working
    examples of programs running under Icarus verilog.

    Kind regards,
    José Ignacio Villar.


    On Wed, May 21, 2008 at 2:53 AM, sergey bryukov <attachment.html

    ReferenceAuthor
    [openrisc] How-to simulate OpenRISC by Icarus VerilogSergey bryukov

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.