LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: nima.mehdizadeh at gmail.com<nima.mehdizadeh@g...>
    Date: Tue May 27 07:12:35 CEST 2008
    Subject: [openrisc] Analyzing fault effects in the 32-bit OpenRISC 1200 microprocessor
    Top
    Hi :)

    I wrote a paper about OpenRISC. you can see it in:

    http://csdl2.computer.org/persagen/DLAbsToc.jsp?
    resourcePath=/dl/proceedings/&toc=comp/proceedings/ares/2008/3102/0
    0/3102toc.xml&DOI=10.1109/ARES.2008.55

    Nima Mehdizadeh, Mohammad Shokrolah-Shirazi, Seyed Ghassem
    Miremadi, "Analyzing fault effects in the 32-bit OpenRISC 1200
    microprocessor," ares, pp. 648-652, 2008 Third International
    Conference on Availability, Reliability and Security, 2008

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.