LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Pier Francesco Maria Santi<pfm.santi@e...>
    Date: Mon Apr 7 16:30:10 CEST 2008
    Subject: [openrisc] new OPENRISC BOARD (open source)
    Top
    Hi all,

    we are proud to announce (offical market release May 2, 2008) the
    *KORE-X *board (ver. 1.0) release, an FPGA APPLICATION board for
    OPENRISC fitting.
    The *KORE-X BOARD *isn't a development board, but it is an APPLICATION
    BOARD: you can PLUG the KORE-X board in your CUSTOM motherboard or in
    the our motherboards.

    We provide a Complete _*Open Source**(LGPL)*__* *_Documentation Kit
    (schematic, listing, applications, software packages,......) for *FREE*
    (downloadable from our NEW site).
    We also provide Tutorials (VHDL, VERILOG, FPGA applications, LINUX
    embedded, eCOS,.........), Courses, Simple Applications for FREE
    DOWNLOADING.

    In *JUNE 2008*, we present the KORE-DEV, an hardware/firmware kit for
    KORE-X development
    In *JULY 2008*, we release the* KORE-M10 *(MULTIMEDIA platform) and
    *KORE-M20* (COMMUNICATIONS platform) motherboards for building a
    KORE-PLATFORM application.
    In SEPTEMBER 2008 we present an *KORE-SBC, *an OPEN SOURCE (LGPL) Single
    Board Computer for FULLY OPENRISC FITTING.

    Our _*aims*_ is to promote FPGA use in EMBEDDED APPLICATION replacing
    classic MICROPROCESSOR/MICROCONTROLLER with OPEN SOURCE SOFT PROCESSOR
    and replacing CMOS/TTL ICs with VHDL/VERILOG routines .
    _
    _Our _*dreams*_ are:_

    _ - STUDY/TEST/USE/IMPROVE the OPENRISC1200 softprocessor and his
    GNU toolchain.

    - to help (integrate???) actual OPENRISC DEVELOPERS TEAM for
    optimize or1x family processors and or1x architectural_simulator

    - reduces the "WISH LIST" or "TO DO LIST"
    (attachment.html

    ReferenceAuthor
    [openrisc] queryJames Cotton

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.