LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Mark<mark@j...>
    Date: Sat Mar 22 06:03:00 CET 2008
    Subject: [openrisc] Dead Loop in Generated Image of OR1200
    Top
    rachel_cy@h... wrote:
    > 5 80000010: 1b 80 00 01 l.movhi r28,0x1
    > 6 80000014: ab 9c 2f 94 l.ori r28,r28,0x2f94
    > 7 80000018: 1b c0 00 01 l.movhi r30,0x1
    > 8 8000001c: ab de 2f e0 l.ori r30,r30,0x2fe0
    > 9 80000020: d4 1c 00 00 l.sw 0x0(r28),r0
    > 10 80000024: e4 9c f0 00 l.sfltu r28,r30
    > 11 80000028: 13 ff ff fe l.bf 0x80000020
    > 12 8000002c: 9f 9c 00 04 l.addi r28,r28,0x4

    By "dead loop", do you mean infinite loop? Or loop in which no
    iterations are executed? Either way, I don't think that's what's
    happening here.

    Maybe I'm misunderstanding, but I believe this loop fills 0x00012f94 to
    0x00012fdc with 0x00000000. The addi is in the branch delay slot.

    ReferenceAuthor
    [openrisc] Dead Loop in Generated Image of OR1200Rachel_cy

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.