LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: nehagoel634 at gmail.com<nehagoel634@g...>
    Date: Fri Feb 29 22:57:59 CET 2008
    Subject: [openrisc] Testbench to add two numbers in openrisc OR1200 processor
    Top
    Hi,

    Can somebody tell me how to write a small test bench to add two
    numbers in verilog for openrisc OR1200 processor. Also whaich
    simulation tool should i use to do logic simulation of the architecture.

    Please reply as early as possible.

    Thanks

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.