LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: James Cotton<peabody124@g...>
    Date: Wed Feb 27 02:04:37 CET 2008
    Subject: [openrisc] boot loaders and interrupt vectors
    Top
    I actually realized there is a better way - there is a bit in the
    supervisor register you can switch between two banks of interrupts.
    That way the reset settings can boot from 0xf0... and then once loaded
    use the low level interrupts.

    On Mon, Feb 25, 2008 at 6:19 AM, Andreas Ehliar <ehliar@i...> wrote:
    > On Sat, Feb 23, 2008 at 05:51:17PM -0600, James Cotton wrote:
    > > point into ram. Is the correct way to have a shadow of the flash
    > > memory from 0x100 to 0x1FF, and if so is there a way to do that with
    > > the wishbone traffic cop?
    >
    > Another way would be to modify the processor so that the reset vector
    > points directly into the flash ROM.
    >
    > /Andreas
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/openrisc
    >

    ReferenceAuthor
    [openrisc] boot loaders and interrupt vectorsAndreas Ehliar

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.