LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: James Cotton<peabody124@g...>
    Date: Sun Feb 24 00:51:17 CET 2008
    Subject: [openrisc] boot loaders and interrupt vectors
    Top
    I have a question about how to run a boot loader properly. I see that
    the linux kernel has support for boot from flash, and can
    automatically copy the kernel from one location and another and then
    jump into it. What I don't get is the ideal memory structure and
    interrupt locations. If I have my flash at 0xF0000000 and my kernel
    residing there, then I need my exception reset vector to point there
    on startup. However, after everything is copied into ram, lets say at
    0x00000000, I'd like all the exception vectors except bus reset to
    point into ram. Is the correct way to have a shadow of the flash
    memory from 0x100 to 0x1FF, and if so is there a way to do that with
    the wishbone traffic cop?

    Thanks, and I apologize if I'm totally missing the point and should
    RTFM (please tell me which manual if so :-)).

    James

    Follow upAuthor
    [openrisc] boot loaders and interrupt vectorsAndreas Ehliar

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.