|
Message
From: duca at cs.pub.ro<duca@c...>
Date: Thu Feb 21 13:33:50 CET 2008
Subject: [openrisc] or1ksim 's question
Hi, Maybe this helps:
http://www.nabble.com/Re:-how-to-run-gcc-compiler-independently-for-generation%09machine-code-for-or1k-td14948162.html
http://www.meansoffreedom.org/opencores.html
http://www.eecg.utoronto.ca/~jarvin/or32/
http://www.asisi.co.uk/openrisc
http://www.opencores.org/projects.cgi/web/or1k/gnu_toolchain_port
http://www.opencores.org/projects.cgi/web/or1k/architectural_simulator
I have ported lab1 from
www.da.isy.liu.se/courses/tsea02
to Digilent Nexys Board.
Regards,
Laurentiu-Cristian Duca
http://prof.cs.pub.ro/~duca
Quoting Pier Francesco Maria Santi <pfm.santi@e...>:
> Hi everybody.
> Anyone have a Windows complete toolchain for OPENRISC?
>
> yueng ha scritto:
>> I change the sim.cfg , mem read and write both delay 1.
>> i run jpeg decode in the or1ksim
>> the result is 310,200,242 cycles, 171,816,396 instructions
>> compare with arm7 it use only 56,000,000 cycle, and 40,000,000 instructions
>>
>> i remember that i read or1ksim is about 90% cycle accurate somewhere,
>> same jpeg decode C code ,why or1ksim use so many instructions? and so many
>> cycles.
>>
>>
>> thank you
>>
>
> _______________________________________________
> http://www.opencores.org/mailman/listinfo/openrisc
>
> --
> This message has been scanned for viruses and
> dangerous content by MailScanner, and is
> believed to be clean.
--
--
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
|
 |
Browse
