LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: yueng<penguin00@m...>
    Date: Mon Feb 18 08:45:48 CET 2008
    Subject: [openrisc] or1ksim 's question
    Top

    I change the sim.cfg , mem read and write both delay 1.
    i run jpeg decode in the or1ksim
    the result is
    310,200,242 cycles, 171,816,396 instructions
    compare with arm7 it use only 56,000,000 cycle, and 40,000,000 instructions

    i remember that i read or1ksim is about 90% cycle accurate somewhere,
    same jpeg decode C code ,why or1ksim use so many instructions? and so many
    cycles.


    thank you
    --
    View this message in context: http://www.nabble.com/or1ksim-%27s-question-tp15540185p15540185.html
    Sent from the OpenCores - RISC mailing list archive at Nabble.com.

    Follow upAuthor
    [openrisc] or1ksim 's questionDimitri?s Orfanos

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.