LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: ankurrawat0612 at gmail.com<ankurrawat0612@g...>
    Date: Fri Jan 25 08:38:15 CET 2008
    Subject: [openrisc] how to run gcc compiler independently for generation machine cod
    Top
    By applying patches i am able to install binutils gcc gdb and or1ksim
    ( i have not installed uclib).

    I intend to convert the C codes to or32 opcodes through gcc compiler
    tool chain given in the project

    after installation following exectables are generated in bin

    or32-uclinux-addr2line or32-uclinux-cpp or32-uclinux-gcov
    or32-uclinux-objcopy or32-uclinux-sim or32-uclinux-ar
    or32-uclinux-gcc or32-uclinux-gdb or32-uclinux-objdump
    or32-uclinux-size or32-uclinux-as or32-uclinux-gcc-3.4.4
    or32-uclinux-ld or32-uclinux-ranlib or32-uclinux-strings
    or32-uclinux-c++filt or32-uclinux-gccbug or32-uclinux-nm
    or32-uclinux-readelf or32-uclinux-strip

    I am giving file.c (which is a c file ) as input to or32-uclinux-sim
    which is resulting to error

    $/home/anonymous/or1k-install/bin/or32-uclinux-sim -f sim.cfg file.c

    >Reading script file from 'sim.cfg'...
    >Insn MMU 0KB: 1 ways, 64 sets, entry size 0 bytes
    >Data MMU 0KB: 1 ways, 64 sets, entry size 0 bytes
    >Segmentation fault

    so is the sim.cfg has to be changed ?
    Is it right procedure to give cfile input to or32-uclinux-sim or it
    has to be given to some other executabes present in bin.

    thanks
    ankur






    ----- Original Message -----
    From: Dimitrios Orfanos<sirtimid@g...>
    To:
    Date: Wed Jan 16 09:45:11 CET 2008
    Subject: [openrisc] how to run gcc compiler independently for
    generation
    machine code for or1k

    > On Tuesday 15 January 2008 17:23:10 ankurrawat0612 at gmail.com
    > wrote:
    > > hi .....
    > > I am trying to convert C codes to machine codes for open risk
    > > processor or1k , through gcc-3.4.4 compiler.Machine codes will
    > then
    > > be used in verilog based test bench for giving inputs to
    > or1200
    > > processor.
    > >
    > > for this i am configuring gcc and then or1sim.
    > > by procedure
    > > $../gcc-3.4.4/configure --target= --prefix=/location (here i
    > hav not
    > > given any target)
    > > $make all install
    > >
    > > and then
    > > $cd or1ksim
    > > $./configure --target=or32 --prefix=/location
    > > $make all install
    > > $export PATH=/location/bin:$PATH
    > >
    > > After that i am copying sim.cfg file (present in or1ksim) to
    > > location of configuration.
    > > but following compilation is giving error message of
    > segmentation fault
    > > $./bin/or32-sim file.c (file.c is general c code which i have
    > written)
    > >
    > > >Reading script file from 'sim.cfg'...
    > > >Insn MMU 0KB: 1 ways, 64 sets, entry size 0 bytes
    > > >Data MMU 0KB: 1 ways, 64 sets, entry size 0 bytes
    > > >Segmentation fault
    > >
    > > please help me out in finding this segmentation fault and in
    > removing
    > > it .
    > >
    > > here i am dealing with gcc-3.4.4 compiler ,or1ksim and rtl
    > present in
    > > the project.Are there any other parameters to be set which i
    > am missing.
    > > thanks & regards
    > > ankur
    > > _______________________________________________
    > > http://www.opencores.org/mailman/listinfo/openrisc
    > Do you give argument to or1ksim?
    > for example sim -f sim.cfg
    > <name_of_the_program_to_be_executed>
    >
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.