LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: =?unknown-8bit?Q?Gy=F6rgy?= 'nog' Jeney<nog@s...>
    Date: Wed Sep 14 16:23:10 CEST 2005
    Subject: [openrisc] Or1ksim release 0.2.0rc1 [bug ?]
    Top
    > On Tuesday 13 September 2005 19:15, Gy?rgy 'nog' Jeney wrote:
    >
    > Hmm ...
    >
    > This release stop at "Calibrating Delay loop ..." for me.
    >
    > I builded with:
    > ---------------------------------<>
    > export CC='gcc32'
    > ../configure --prefix=/usr --target=or32-uclinux --enable-impl=default --enable-ethphy
    > ---------------------------------<>
    >
    > Used gcc version 3.2.3 20030502 (Red Hat Linux 3.2.3-47.fc4)
    >
    >
    > Can advice please to find out why ?

    When all else fails, you can diff execution logs... On the other hand, you
    could provide me with your linux binary, sim config (sim.cfg) and your linux
    .config.

    nog.

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.