LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Damjan Lampret<damjanl@o...>
    Date: Wed May 25 21:43:08 CEST 2005
    Subject: [openrisc] Hardware Multithreading
    Top
    Not in OR1200.

    Are there plans to implement them, eventually yes. But this is low priority.

    regards
    Damjan

    ----- Original Message -----
    From: <patrick.samson@p...>
    To: <openrisc@o...>
    Sent: Wednesday, May 25, 2005 9:02 PM
    Subject: Re: [openrisc] Hardware Multithreading


    > In fact, from my findings, it seems that HMT (Hardware multithreading)
    > is planned. However, my question is more about whether these features
    > are implemented in the current stable version.
    >
    > Thanks
    >
    >
    > ----- Original Message -----
    > From: patrick.samson at polymtl.ca<patrick.samson@p...>
    > To:
    > Date: Wed May 25 20:42:16 CEST 2005
    > Subject: [openrisc] Hardware Multithreading
    >
    >> Are there any plans to include hardware multithreading within the
    >> OpenRISC architecture ?
    >>
    >>
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/openrisc
    >


    ReferenceAuthor
    [openrisc] Hardware MultithreadingPatrick samson

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.