|
Message
From: jcastillo<jcastillo@o...>
Date: Wed May 18 10:33:24 CEST 2005
Subject: [openrisc] How to link the JTAG interface
Yes, it can be done. You have to instantiate the bscan_virtex2 primitive
into your code. A complete description of this element can be found at
http://toolbox.xilinx.com/docsan/3_1i/data/common/lib/chap03/lib03014.htm
The main problem is that this element controls the reconfiguration of the
FPGA and two user programmable chains. You have to modify jtag proxy (jp1)
to send jtag commands to select the user chains, and then send the data to
the OpenRISC chain.
Regards
Javier Castillo
jcastillo@o...
www.opensocdesign.com
-----Mensaje original-----
De: openrisc-bounces@o... [mailto:openrisc-bounces@o...]
En nombre de Amr El Dieb
Enviado el: miércoles, 18 de mayo de 2005 4:35
Para: openrisc@o...
Asunto: [openrisc] How to link the JTAG interface
I am trying to implement the OR1200 microprocessor on Virtex II FPGA,
and i want to link the local JTAG interface of the OR1200 (debug port)
to the external JTAG interface of the FPGA. So, i want to ask if this is
possible or not? and if it is possible, how i can do it?
Thanks in advance.
_______________________________________________
http://www.opencores.org/mailman/listinfo/openrisc
|
 |
Browse
