LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Damjan Lampret<damjanl@o...>
    Date: Wed May 18 10:12:45 CEST 2005
    Subject: [openrisc] How to link the JTAG interface
    Top
    This should help you:

    http://emsys.denayer.wenk.be/empro/openrisc-HW-tutorial-Xilinx.pdf

    And also this:

    http://emsys.denayer.wenk.be/empro/openrisc-SW-tutorial.pdf

    ----- Original Message -----
    From: "Amr El Dieb" <amr@s...>
    To: <openrisc@o...>
    Sent: Wednesday, May 18, 2005 4:34 AM
    Subject: [openrisc] How to link the JTAG interface


    >
    > I am trying to implement the OR1200 microprocessor on Virtex II FPGA,
    > and i want to link the local JTAG interface of the OR1200 (debug port)
    > to the external JTAG interface of the FPGA. So, i want to ask if this is
    > possible or not? and if it is possible, how i can do it?
    >
    > Thanks in advance.
    >
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/openrisc
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.