LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Amr El Dieb<amr@s...>
    Date: Wed May 18 04:34:33 CEST 2005
    Subject: [openrisc] How to link the JTAG interface
    Top

    I am trying to implement the OR1200 microprocessor on Virtex II FPGA,
    and i want to link the local JTAG interface of the OR1200 (debug port)
    to the external JTAG interface of the FPGA. So, i want to ask if this is
    possible or not? and if it is possible, how i can do it?

    Thanks in advance.

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.