LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Matjaz Breskvar<phoenix@o...>
    Date: Mon Apr 25 22:27:02 CEST 2005
    Subject: [openrisc] patches #74-#83
    Top
    Hey,

    Patches #74-#83 are all accepted.

    Regarding the page size... Level 2 pages are always 8 KiB, though as you
    noticed in hardware we could make that 4 KiB or more. It used to be 4 KiB
    way back, but in the last round of architectural manual updates it was
    decided to be 8 KiB (this way we also gain an additional bit, that can be
    used for sw). Before linux port it wasn't a big deal, but at this point it
    would be a quite a pain to change it to something different. Even so i think
    that configurable page size in simulator is very useful for simulations and
    some people might prefer different size (though they woun't be 100% compatible
    with ORP)

    Notice that there are also 'huge' (or are they called 'area') page tables,
    which will probably be set in stone (somewhere in the neiburhood of 2 MiB)
    in the next round of architectual updates.

    best regards,
    p.

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.