LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: =?unknown-8bit?Q?Gy=F6rgy?= 'nog' Jeney<nog@s...>
    Date: Fri Apr 22 16:44:24 CEST 2005
    Subject: [openrisc] [or1ksim #78] Always show a trace
    Top
    Hi,

    Changelog says it all.

    ChangeLog:
    * Move a TRACE such that it is displayed when except handle does not return.

    nog.
    -------------- next part --------------
    diff -uPr --unidirectional-new-file ./pic/pic.c /home/nog/or1ksim-ac/pic/pic.c
    --- ./pic/pic.c 2005-03-31 16:38:47.000000000 +0200
    +++ /home/nog/or1ksim-ac/pic/pic.c 2005-03-28 10:07:46.000000000 +0200
    @@ -81,8 +81,8 @@
    setsprbit(SPR_PICSR, line, 1);
    /* Don't do anything if interrupts not currently enabled */
    if (testsprbits (SPR_SR, SPR_SR_IEE)) {
    - except_handle(EXCEPT_INT, mfspr(SPR_EEAR_BASE));
    TRACE("Delivering interrupt on cycle %lli\n", runtime.sim.cycles);
    + except_handle(EXCEPT_INT, mfspr(SPR_EEAR_BASE));
    } else
    /* Interrupts not currently enabled, retry next clock cycle */
    SCHED_ADD(pic_clock, NULL, 1);

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.