LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: =?unknown-8bit?Q?Gy=F6rgy?= 'nog' Jeney<nog@s...>
    Date: Fri Apr 22 16:44:02 CEST 2005
    Subject: [openrisc] [or1ksim #75] l.rfe does not have a delay slot
    Top
    Hi,

    Changelog says it all.

    ChangeLog:
    * l.rfe does not have a delay slot. Don't mark it as such.

    nog.
    -------------- next part --------------
    diff -uPr --unidirectional-new-file ./cpu/or32/or32.c /home/nog/or1ksim-ac/cpu/or32/or32.c
    --- ./cpu/or32/or32.c 2005-03-31 18:09:57.000000000 +0200
    +++ /home/nog/or1ksim-ac/cpu/or32/or32.c 2005-04-09 16:57:04.000000000 +0200
    @@ -167,7 +161,7 @@
    { "l.csync", "", "00 0x8 11000 00000 0000 0000 0000 0000", EFN,
    0, it_unknown },
    { "l.rfe", "", "00 0x9 ----- ----- ---- ---- ---- ----",
    - EF(l_rfe), OR32_IF_DELAY, it_exception },
    + EF(l_rfe), 0, it_exception },
    { "lv.all_eq.b","rD,rA,rB", "00 0xA DDDDD AAAAA BBBB B--- 0x1 0x0", EFI, 0,
    it_unknown },
    { "lv.all_eq.h","rD,rA,rB", "00 0xA DDDDD AAAAA BBBB B--- 0x1 0x1", EFI, 0,

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.