LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: ondrejstary@c...<ondrejstary@c...>
    Date: Fri Mar 25 17:47:15 CET 2005
    Subject: [openrisc] Verilator
    Top
    Hi,
    please is there anyone who tried to convert synthesizable Verilog code
    of or1k to SystemC using the Verilator ???
    Any experience, help or information would be appreciated.

    Thanks,

    Best regards,

    Ondrej

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.