LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: sankar@m...<sankar@m...>
    Date: Sat Feb 12 00:53:51 CET 2005
    Subject: [openrisc] instruction cache
    Top
    Hi all,
    I want to use the OR1200 with instruction cache. So I commented the
    OR1200_NO_IC in the defines file and uncommented the OR1200_IC_1W_8KB
    defines. But still 'ic_en' signal was not getting enabled. If I try to
    enable it by hardwiring the assigning of ic_en then it starts reading
    garbage (all 'x' s) from the cache and causes abnormal function. So
    what is the correct way to enable instruction cache?

    Thanks,
    Sankar

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.