LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: =?unknown-8bit?Q?Gy=F6rgy?= 'nog' Jeney<nog@j...>
    Date: Sat Jan 29 18:51:14 CET 2005
    Subject: [openrisc] [or1ksim #7] Stricter typeing...
    Top
    > I'm generaly ok with the patch though it needs some corrections. This
    > is not entirely ok (yes it will work for now, but if we do stricter typing
    > why not do it right ;)
    >
    > INSTRUCTION (l_sll) {
    > - unsigned long temp1;
    > + uint32_t temp1;
    >
    > The register size for this instruction is 64-bit on 64-bit architecture.
    > So this shoult be of orreg_t ... (the same applies to other insns)

    Fixed. I forgot to mention that you have to manually rerun aclocal && automake
    && autoconf, before configureing your tree (Because of the new port/ directory).
    I have also changed the orreg_t type to be signed and intruduced a new uorreg_t
    type as an unsigned register.

    ChangeLog:
    * Mark a simulated cpu address as such, by introducing the new oraddr_t type.

    nog.
    -------------- next part --------------
    A non-text attachment was scrubbed...
    Name: patch7.gz
    Type: application/x-gunzip
    Size: 32767 bytes
    Desc: not available
    Url : patch7-0001.bin

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.