Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: zhustudio@e...<zhustudio@e...>
Date: Sat Jan 15 12:41:46 CET 2005
Subject: [openrisc] An advice
hi Giacomo,

You can use your board which is big enough to fit OR1K.
I have not used Spartan3, but all xilinx chip are same.
You must confirm about the FPGA memory use. It can be
check in all source code of OR1K.

In FPGA, it can run about 30-50Mhz. I think that is enough
to verify the code.

Good luck

zhustudio



In your mail:
>From: Giacomo Bernardi <bernardi.giacomo@t...>
>Reply-To: List about OpenRISC project <openrisc@o...>
>To: openrisc@o...
>Subject: [openrisc] An advice
>Date:Wed, 12 Jan 2005 15:16:56 +0000
>
>I'm planning to buy XSA-3S1000 for synthesizing openrisc-1100 ( or 1200 ) and
> do some experience. Are there any contraddiction ( like that the external
> memory on board is only 16 bit adressable ) ?
> If not, is there anyone that knows what area occupation it have in that
> FPGA?
> And wich clock frequency is obtainable?
> For implementing openrisc is better a Spartan FPGA, a Virtex2 or is it
> indifferent ( beetween the Xilinx architectures ) ?
>
> Thanks in advance.
> Regards Giacomo
> _______________________________________________
> http://www.opencores.org/mailman/listinfo/openrisc
>