LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Damon Brantley<brantley@m...>
    Date: Mon Dec 27 06:41:32 CET 2004
    Subject: [openrisc] Constraint suggestions
    Top
    I have been attempting to implement the or1200 soc on a Spartan 3 board
    from Xess. I have been having a very difficult time trying to get the
    design to operate stablely. Sometimes just changing what lines I am
    monitoring with a logic analyzer make the difference between operating and
    not operating. Simulations say everything should work. Are there any
    suggestions for nets that I could apply constraints to that might make a
    difference.




     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.