LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Matjaz Breskvar<phoenix@o...>
    Date: Tue Dec 21 08:15:29 CET 2004
    Subject: [openrisc] OpenRisc Benchmarking
    Top
    * Zhang Yong (zhang_lsv@y...) wrote:
    > Hi, Matjaz,
    >
    >
    >
    > I found if I set the Flash Memory delayr = 2 (original is 10), the
    > number of cycles can be heavily decreased. But is such setting
    > reasonable ? Why is the default value 10 ?

    well depends on the memory... if you have sram this is more
    than reasonable. also, please bear in mind the this is without the
    cache. (and on other platforms you probably have cache)

    so i'd suggest you pick the same cache hit/miss delay and cache type and
    then compare...

    > And How to get the number of instructions totally ?

    This is very simple. i think i defined 'l.nop 15' to reset the
    counters and when you're done with the test you issue 'l.nop 1' and when
    simulator exits it will print nr. of cycles and instructions...

    regards,
    p.

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.