LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: zhustudio<zhustudio@1...>
    Date: Mon Dec 20 14:42:41 CET 2004
    Subject: [openrisc] ARM7 vs OpenRisc
    Top
    hi stefano

    the or1k is better than arm7 coz of the opensource.

    and u can comment line in or1200_define.v to disable
    MMU and Cache.

    good luck

    zhu


    stefano.lorenzini1@t... wrote:
    > Hi,
    >
    > I'm looking for a replacement of an AMR7 processor, I was
    > really impressed by the OpenRisc 1000 processor but it looks
    > quite bugger since it has MMU and Caches capability
    > that I don't neet.
    >
    > So, is someone able to suggest me a solution to replace my ARM
    > with an "open" solution? Is there any way to use the OpenRisc1000
    > in a dummy mode, meaning for example the possibility to exclude
    > MMU and cache from the RTL code?
    >
    > Any gate counts figure about OpenRisc1000, as such, would
    > be available also.
    >
    > Thanks in advance for your advises.
    >
    > Best Regards
    > Stefano
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/openrisc
    >
    >

    ReferenceAuthor
    [openrisc] ARM7 vs OpenRiscStefano lorenzini1

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.