LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Shawn Tan Ser Ngiap<shawn.tan@a...>
    Date: Mon Dec 20 14:55:29 CET 2004
    Subject: [openrisc] ARM7 vs OpenRisc
    Top
    On Monday 20 December 2004 01:05 pm, stefano.lorenzini1@t... wrote:
    > quite bugger since it has MMU and Caches capability
    > that I don't neet.

    You can disable all of these in the configuration file... (:

    > So, is someone able to suggest me a solution to replace my ARM
    > MMU and cache from the RTL code?

    Yes... just edit a few define's... just download the codes and look for
    yourself.. (:

    cheers..

    with metta,
    shawn tan.

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.