LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: farhan@v...<farhan@v...>
    Date: Tue Dec 14 07:38:58 CET 2004
    Subject: [openrisc] JP2 seems to work fine; Still problem with GDB/Hello World
    Top
    Hi Igor,Danny, Luke, and all.

    Have you run Hello World (from the software tutorial) on a Xilinx
    board/FPGA ? I have now switched to jp2, after downloading new debug
    interface and jtag module and that seems to work fine but the gdb gets
    stuck after I try to download the code. This is the message I get on the
    jtag window


    JTAG ID = c388a928
    Dropping root privileges.
    JTAG Proxy server started on port 9999
    Press CTRL+c to exit.

    After I set the target to JTAG in gdb I see the following messages

    set_chain 1
    set_chain 4
    rr 4
    wr 4
    rr 4
    rr 4
    wr 4
    set_chain 1
    rr 1
    set_chain 1
    rr 1
    set_chain 1
    rr 1
    repeats several times

    Now, when I try to load the program.... the JTAG window starts
    giving message

    JTAG ID = c388a928
    RETRY
    RETRY
    RETRY
    RETRY

    and while the gdb window gives the message loading and gets stuck
    there . Any idea whats going on ? Any tips would be appreciated.

    Thanks again

    Farhan

    ----- Original Message -----
    From: Danny Baumann<danny.p.baumann@w...>
    To:
    Date: Fri Dec 10 08:23:34 CET 2004
    Subject: [openrisc] Invalid CRC

    > Hi,
    >
    > when using the debug module with the separate TAP module, you
    have
    > to
    > use jp2-xilinx. Use jp1-xilinx only when instantiating the old
    > debug
    > module with integrated TAP module.
    > Regards,
    > Danny
    > Luke Darnell schrieb:
    > > Hi all,
    > >
    > > We have synthesised and programmed our FPGA with or1200 (w/
    > Debug
    > > Module) and the TAP.
    > > Have hooked up our JTAG cable and it seems to be working
    > correctly. (We
    > > can check the ID of the TAP).
    > >
    > > We are trying to run
    > >
    > > ./jp1-xilinx 9999
    > >
    > > and all we get is
    > >
    > > Invalid CRC
    > > Invalid CRC
    > > Invalid CRC
    > > Invalid CRC
    > > etc.....
    > >
    > > Has anyone had this problem before?
    > > Any hints or tips appreciated.
    > >
    > > regards,
    > > Luke
    > >
    > > _______________________________________________
    > > http://www.opencores.org/mailman/listinfo/openrisc
    >
    >

    Follow upAuthor
    [openrisc] JP2 seems to work fine; Still problem with GDB/Hello WorldLuke Darnell

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.