LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Jonathan Dumaresq<jdumaresq@c...>
    Date: Thu Sep 9 16:45:31 CEST 2004
    Subject: [openrisc] webpack and openrisk ?
    Top
    hi all, I'm new to all fpga implementation from ipcore.

    I have read the tutorial from openrisk for xilinx target. I have a question about the ram block. In the tutorial you mantion that we need to use the core gen to benerate the block of ram. In the webpack edition of xilinx, we don't have this feature. I would like to know how can i bypass this ?

    this is suppose to run on a spartant 3

    regards

    jonathan
    -------------- next part --------------
    An HTML attachment was scrubbed...
    URL: attachment.htm

    Follow upAuthor
    [openrisc] webpack and openrisk ?Damjan Lampret

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.