LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Openrisc > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: joonchai@d...<joonchai@d...>
    Date: Wed Aug 25 06:08:50 CEST 2004
    Subject: [openrisc] Simple VGA interface in ORPsoc Questions
    Top
    I am using a MJL Stratix board to run OpenRisc 1000.
    I have succeeded in running orpmon in UART mode,
    but the "Simple VGA interface" doesn't seem to work.

    I have some questions about the Simple VGA interface.
    The questions are as follows.

    Q1. Is it possible to run the vga interface in a fpga board?
    Does it run in a Xess board with vga option on?
    It seems the vga bandwidth requirement is too high for a fpga board.

    Q2. hsync and vsync are generated from wb_clk.
    What is the proper wb_clk frequency?

    Q3. It seems the vga interface needs a frame buffer.
    Is it necessary to use a separate frame buffer for the vga interface?
    Is the frame buffer implemented in ORPsoc?
    What is the size of the frame buffer for the vga interface?
    Is it 640x480 bytes?

    Thanks,

    Joon

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.